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Integrated circuit technology has seen a great deal of change in the past 30 years. Most 
of the advances have been made with digital circuits, and it was neither practical nor 
desirable to integrate analog components. Digital circuitry of the 1990's is capable of 
perfonning very complex computational functions; but as good as the digital networks 
become, they must still interface with the analog world. This relationship is vital in AID 
converters, robotics, communications equipment, spacecraft control, and remote sensing, 
just to name a few. The analog intelface with digital systems is normally accomplished by 
separate components, necessitating large circuit boards and correspondingly large power 
supplies. By integrating the analog interface, circuit size and power consumption can be 
minimized . Modem Very Large Scale Integration (VLSI) techniques enable the 
combination of analog and digital circuits on a single microchip_ In somt castS, such as 
filtering, integrated analog circuit~ can accomplish functions much more economically than 
the digital counterpart. At a minimum, analog integrated circuits must be studied because 
the very problems that chalJenge the leading technolOgical edge of the digital world are 
analog in nature 
This research focuses on the integration of a digitally programmable analog filter 
Digitally programmable filters find many uses in the area of communications, speech 
processing, neural networks, control, etc. The programmable nature of the fi lter increases 
the versatility of the filter such that mass production becomes economical. The final 
product ofthese efforts will be four microchips manufactured through the MOSIS foundry 
using a two micron CMOS process. The funding for the chip manufacturing was provided 
by the National Science Foundation 
B. FIT.TERS 
The purpose of a filter in an electrical sense is to modify the amplitude response of a 
signal such that selected frequencies are attenuated, while others pass through the filter 
unmodified or are amplified. Filters are generally grouped into categories based on the 
ranges of frequencies that are attenuated or passed. The common groups are highpass, 
lowpass, bandpass and notch or bandreject, and they generally represent the frequencies 
that will be passed by the filter. Figure I. I illustrates an example amplitude response for 







Figure 1.1: Amplitude Responses of Four Basic Filter Types 
amplitude response. This goal is unattainable given the natural limits o f circuit construc-
tion [Ref. 1). The ideal filter's amplitude response would fully pass and fully attenuate 
only the exact frequencies desired Figure 1.2 shows the amplitude response of an ideal 
bandpass filte r. The transfer function of an ideal filter would have an order of infinity. 
Actual filters approach the ideal case in one of three way~ . Some filte~ will emphasize 
the flatness ofthe passband, while others concentrate on the steepness of the attenuation 
slope Phase res[X"lnse, which is another non-ideal property of a filter, can be optimized at 
the expense of other characteristics. Generally, higher order filters will have steep attenu-
ation slopes, and ripple in the passband. Higher order filters are also more expensive in 
team of number of components and complexity. This research deals with second order 
filters, which have the general transfer function shown in Equation 1.1 
til 
FreqUt:ncy 
Figure 1.2: The Jdeal Maguitude Response ror a Bandpass Filter 
(Eq 1.1) 
In the equation above, the parameters oon' wo' Qz and Qp are the null frequency, 
resonant frequency, zero quality factor and pole quality factor. The quality factors are a 
measure of the sharpness of the amplitude response curve at the respective frequencies_ Qz 
is m:arly always infinity [Ref 2). A description of quality factor is illustrated in Figure 1.3 
and its governing equation is EG- 1.2 
(Eq 1.2) 
The Iransfer functions associated with each type offilter are listed in Table 1.1. These 
functions are called Bi-Quadratic functions and are typically referred to as biquads_ All 
four biquad transfer functions are realized by the programmable filter developed in th is 
research 
Frequency 
Figure 1.3: Quality Factor for a Bandpass Filter 
C. THESIS ORGANIZATION 
The goal of this thesis is the design and manufacture of a digitally programmable 
integrated active filter. Chapter II outlines the necessity of active filters and presents the 
selection of the General Immittance Converter fiLter for chip integration. The properties of 
the ideal General Immittance Converter filter are presented in detail. The advantageous use 
of switched capacitor networks to realize resistances on a microchip is explored in the third 
chapter. Chapter III also covers the theoretical basis for sampled data networks and the 
development of the bilinear switched capacitor resistor for use in the programmable filter 
Chapter IV discusses, programmability of the General Immittance Converter filter. Logic 
is designed to enableselection of four topologies, eight center or comer frequencies and six 
pole quality factors_ Minimal layout area is oonsidered as one of the primary design 
constraint". Chapter V introduces the physics of semioonductors and the theory of 
operation for basic integrated devices. Ibe overall layout ofthe prognunmable filter chip 
is presented, along with detailed design oonsiderations for component devices such as 
operational amplifiers and capacitors. The chapter finishes by comparing ideal filter 
simulations with simulations performed by extrncting network data from the programmable 
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2 w, 
S + 0;5 + W 
Table 1.1. Transfer Functions for Four Topologies of the Bi-Quadratic Filter 

II. INTRODUCTION TO TilE GENERALIZED IMMITANCE 
CONVERTER FILTER 
A. ACTIVE VERSUS PASSIVE FILTERS 
Passive filters use networks of inductors and capacitors to realize some fonn of wave 
shaping and do not require external power sou rces to operate. These components arc 
effective for constructing simple lowpass, highpass, bandpass, notch and allpass filters, but 
the use of an inductor can cause sometimes insunnountable problems in system design. 
Aside from having poor performance in low frequency applications, inductors are rather 
large and electrically lossy devices_ In addition, desirable integration of inductors on a 
silicon microchip is nearly impossible when th<: physics of the problem are presented. The 
inductor dilemma motivates the realization of inductorless filter circuits 
Active elements such as operational amplifieP.l, are defined by their power sou rce 
requirement and can be used to construct inductorless filter circuits. The basic premise of 
this concept is to realize inductive impedance properties without us ing an inductor 
Several inductor simulation networks that use the operational amplifier as a building block 
haw been proposed in Schaumann [Ref. 3]. 
B. INDUCTOR SYNTHESIS WITH ACTIVE DEVICES 
Many networks designed to synthesize inductance have been proposed and studied 
Simulation circuits include the Negative Impedance Converter (NIC), the Gyrator and the 
Generalized Impedance Converter (GIe) 
rhe Generalized Impedance Converter (GTC) is depicted in Figure 2.1 This 
simulation circuit is considered to be the most tolerant to the non-ideal operational 
ampli fi er qualities of finite gain and bandwidth [Ref 4] 
Figure 2.1: Antoniou's Generalized Impedance Converter 
The impedance at the input of the GIC depicted in Figure I is given by 
(Eq 2.1) 
If a capacitance is substituted for l4 or l2 and resistances are substituted forthe remain-
ing impedances, the input impedance lin is characterized by 
(Eq 2.2) 
where Ck is equivalent to an inductance L. Other impedance conversions can be shown, 
but the use of converting a capacitance to an inductance is probably the most useful for fil-
ter construction 
C. THE GIC FILTER 
The Generalized Immittance Converter is a generic filter design based on the 
properties of Antoniou's Generalized Impedance Converter. This filter design was 
introduced by Bhattachararyya [Ref 5] and was found to have very low sensitivities to both 
passive component tolerances and non-ideal operational amplifier properties. The GIC 
filter is depicted in Figure 2.2. By using admittance values listed in Table 2 .1, the various 
Figure 2.2: The General Immittance Converter Filter 
Filter YI Y2 Y3 Y4 Ys Y6 Y7 Y8 Topology 
Lowpass G C C+~ Qp G G 0 0 G 
G 
Highpass G G C G 0 G C cr,; 
G 
Bandpass G G C G 0 G cr,; C 
G 
Notch G G C G G 0 C cr,; 
Table 2.1 _ Admittance Values for Realizing Four Topologies of the me Filter 
fi lter topologies depicted in Figure 1.3 are realized. The output for the lowpass and notch 
topologies are taken from tenninal one, while the remaining topologies use tenninal two 
as an output. The transfer functions, when outputs are taken at nodes one and two, can be 
calculated by nodal analysis. If the operational amplifie~ are considered to be ideal and 
the output is taken at node one, the transfer function in tenns of the admittances is 
described as Eq. 1.3. Equation 1.4 describes the transfer function if the output is taken 
from node two. An admittance analysis rather than an impedance analysis is used for the 
GIC filter because it greatly simplifies the mathematics. The transfer functions associated 
with the different topologies are listed in Table 2.2. Note that the denominato~ of the 
transfer functions in Eq. 2.3 and 2.4 are equal. Substituting the impedance values listed in 
Table 2.1 into the appropriate transfer function T 1 or T2results in the discrete value trans-
fer functions listed in Table 2.2 
T = ~ = Y \Y4YS+Y3Y7(Y2+Y6) -Y3YSY8 
\ Vi Y\Y4(YS + Y6) + Y ZY 3( Y 7 +Y8) 
(Eq 2.3 ) 
vz Y'Y4YS+Y\YsYg+YZY3Y7-Y\Y6Y7 
T z = v;- = Y , Y4( YS+Y6) + Y2Y3(Y7 + Y8) 
(f42.4) 
By correlating the discrete values with the generic biquadratic transfer functions listed 
in Table 2.2, relations forthc following two filter characteristics can be made 
• Center or Comer Frequency (depending on the filter topology) 
• Pole Quality Factor 
By setting the last tenn in each denominator equal, 
(f42.5) 
The center or comer frequency is only dependant on the ratio of the admittances of the 









(with discrete values) Transfer Function 
Table 2.2. TransfcrFunctions Realized by GIC Filter 
The pole quality factor can be analyzed by correlating the second denominator tenus 
of the generic and discrete valued transfer functions, the following relation is wrinen 
(Eq 2.6) 
[fthe admittance value of the resistor represented in the second tenn of the transfer func-
tion denominator is scaled by Qp such that 
(Eq27) 
The ratio of the resistive component admittance G q to the common resistor admittance G 
is solely responsible for determining the quality factor of the filter. This relationship 
shown in Eq. 2.8 is merely a rearrangement ofEq. 2.7 
Q ~ ~ 
P Vq 
(Eq2.') 
The relationships described in equations 2.5 and 2.8 can be used to adjust the principle 
operating parameter.; of any configuration of a GIC filter. If the admittance G is assigned 
a constant value, then the center or comer frequency and the pole quality factor of the filter 
can be adjusted independently by changing C and Gq respectively This independent 
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1II. SWITCHED CAPACITOR NETWORKS 
A. THE NEED FOR SWITCHED CAPACITOR NETWORKS 
The problems associated with the integrated circuit (Ie) implementation of an inductor 
have been addressed, but there is yet another stumbling block to the Ie development of 
analog circuits. Resistances can be made to exacting tolerances as discrete non-integrated 
components, but the VLSI design of a resistor is "sloppy" and component tolerance; can 
be as high as 50 percent. Resistors can be constructed on an integrated circuit by snaking 
narrow channels of highly doped diffusion, polysilicon or metal until the proper length over 
width ratios corresponding to the equivalent resistance is meL Resistor tolerances can be 
improved by laser trimming the edges ofthe resistive polysilicon and metal materials, but 
this process is very costly. Integrated circuit resistors require a relatively large layout area, 
and if multiple resistors are to be implemented, the amount of area required can be 
prohibitive, An additional problem with integrated circuit resistors is their poor linearity 
and low tolerance to the large temperature deviations that occur in integrated circuits . To 
fully appreciate the value of implementing resistances by using switched capacitor 
networks, the analog use of resitances must be studied 
Analog systems use a combination of resistors, capacitors and active devices to 
construct circuits that implement specific functions . The pcrfonnance of these circuits is 
directly dependent on the accuracies of the resistors and capacitors. Filters are specificaUy 
dependent on the time constant or resistor-capacitor product The time constant Ct )ofthe 
filter is assumed as follows 
(Eq 3.1) 
fhe dependency of"t" on R j and C2 is illustrated by the following expression 
(Eq 3.2) 
In Eq. 3,2, dX/X is interpreted as the accuracy of X Given a CMOS process in which 
large deviations in absolute values for R] and C2 are standard, large inaccuracies in "[ 
can be expected. 
The representation of a switched capacitor network implemented as a resistor will be 
developed at a later point in this chapter, but to help illustrate the benefits of switched 






where T c is clock period and Cr is the capacitive value in the switched capacitor net-
work The combination ofEq. 3.1 and Eq. 3.3 yields 
(Eq 3 4) 
The accuracy of-C is then stated as 
(Eq 3.5) 
If the clock is assumed to be very accurate, then the accuracy of -C is expressed as 
d't _ dC2 de] 
-=r - -c;--c-;- (Eq3.6) 
CMOS capacitors can be constructed such that their relative values are within 0.1% of 
each other. With this close tolerance, the time constant ofEq. 3.4 is much more accurate 
than that ofEq. 3.1. Since the resistive characteristics of a switched capacitor network are 
realized with a ratio of capacitors, and the capacitors undergo identical manufitcturing pro-
cesses, as well as identical operational temperature deviations, the sensitivity of the result-
ant device to these deviations can be shown to be vel)' small. Another advantage of 
switched capacitor networks is in the practical realization of large time constants without 
the need for physically large components. &luation 3.4 shows that the relative size of 
capacitor values determines the time constant for a given clock frequency . If the capacitor 
used in the switched capacitor resistive network is small relative to the value of Cz and 
the frequency of the clock is low, the time constant will be large. 
B. SWITCHED CAPACITOR OPERA nON 
Switched capacitor networks generally consist of capacitors connected with switches 
which are driven by a clock. Figure 3.1 is an example of a switched capacitor network 
The switches depicte<! in the circuits throughout this thesis are always shown in the open 
position . The phase of the clock signal driving the switch is indicated by 1i>n' where n 
Figure 3.1: Basic Switched Capacitor Network 
indicates the specific phase of the signal driving the switch . All switch signals are driven 
by one clock. The output of a two phase non.overlapping clock is shown in Figure 3.2 
The two phases are labeled even and odd to distinguish the master clock phase in which 
the driven switch is closed. Note that the phases are delayed such that only one phase is 
"on" at any instance. This non·overlapping chamcteristic is required to prevent a virtual 
shon circuit which would occur if the two switches in Figure 3.1 were closed simulta· 
neously. A side effect of the non--overlapping characteristic is a duty cycle of less than SO 
percent. A clock with more than two phases can be used for more complex circuil~, but 
throughout this report, the phases will be limited to two Another assumption made for the 
scope of this report is that each switch is closed only once during a clock period and that 
the switches are closed when the clock equals S volts and open when the clock signal level 
equals -S volts A switched capacitor network that uses a two phase clock is called a bi-
phase network. 
~1::LP n n I -5vol~ U U U 
I I I I I I I 
+ S volts 
<Po 
+ S volts 
Figure 3.2: TWo Phase Noo-6verlappiog Clock 
C. HI-PHASE S"W1TCHED CAPACITOR NETWORKS 
A typical biphase switched capacitor network can be considered as two separate 
topologies. As the even phase is asserted, one topology is realized; when the odd phase is 
asserted, the other topology is realized . The output of the even topology after one cycle is 
used to determine the initial condition for the input of the odd topology, and the odd output 
is used to initialize the next step of the even input. The combination of the sampled 
waveforms from the !\va topologies constitute the output of the total network. This iterative 
analysis is particularly useful with computer aided design tools. A second method of 
switched capacitor network analysis is to keep the even and odd topologies combined into 
a single z-domain equivalent circuit 
D. CONTINUOUS AKD DISCRETE DOMAINS 
It is convenient to design and discuss filter operations in the s-domain but since 
switched capacitor networks use sampled data techniques, similar to that ofa digital filter, 
z-domain analysis must a1::.o be used. The z-domain analysis must not, however disregard 
the impedance and loading characteristics of the equivalent s-domain analog network 
The continuous time filter has a system response determined by the following system 
offirst order differential equation~ 
+, = gj(t) , i = 1,2, ... ,N . (Eq ]7) 
Here, the Xi are the state variables of the filter and the variations ofEq 3.7 are the state 
equations. The gi (t) are linear functions of the state variables and the input signaL By 
using the Laplace transfonnation, Eq. 3.7 becomes 
CEq ] .8) 
where xi (t) = 0 for t:s 0 is assumed, and the subscript' a ' is used to indicate that the 
expre!;sion refers to an analog modeL [Ref 7] 
The state equations of a sampled data system, which has approximately the same 
properties of a continuous time filter, are related by the first order difference equations 
extracted by integrating Eq. 3.8 between (n - 1) T and nT . The integration yields Eq. 3.9 
which is then simplified in Eq. 3 .10. As shown, the integration of the left hand side of 
Eq.3.9 simplifies into the proper difference form. The integration of the right hand side of 
Eq. 3. 10 requires the use of a numerical integrator. The four possible numerical integration 
techniques are the Euler forward integration, Euler backward integration, the bilinear or 
trapezoidal integration and the midpoint integration A graphical depiction of the four 
integration techniques is shown in Figure 3.3. 
nT dx (t) nT 
InT T +dt = ~T_Tgj(t)dt, i = 1,2, ... ,N (Eq 3.9) 
oT 
xi(nT)-xj(nT-T)= InT_Tgi(t)dt, i = 1,2, ... ,N (Eq3.IO) 
~,(t) FORWARD ",~;;;:;',d----. .;~ 
nT-T nT t 
~(t) BACKWARD F 
nT-T nr -t 
BILlNEAR ~ . (T/2)[g,{nn+g,(nT-nJ • nT-T nT t 
~,(t) MIDPOINT g,{nT-T) 
t1iT11T11i, T - t 
Figure 3.3: Numerical Integration Tecbniques after [Ref. 7] 
20 
A relationship between the variable s in the s-domain and the variable z in the z-
domain can be developed by investigating the result of equation 3.10 using the four 
numerical integration techniques and relating these results to the corresponding s-domain 
functions. The results of the s to z relationship for each integration technique is presented 
below in Equations 3. II through 3.14 
Forward difference 
Backward difference 
Bilinear di fference· 
Midpoint difference 
z"" 1 +Ts 
,~_I-
1- Ts 





Two characteristics that are required of a transfonnation method are the ability to map 
stable s-domain functions into stable z-domain functions and the ability to map the j w -axis 
in the s-plane to the unit circle in the z-domain. The fonner of these criteria ensures the 
networks stability, while the latter ensures the preservation of gain response. The ability of 
the four tnmsfonnation techniques to meet these required characteristics can be tested by 
setting s = - a + jw and evaluating z for different stable values of s. 
The backwards difference transfonnation maps stable s-poles into stable z-poles but 
does not map the jro -axis to the unit circle of the z-plane. The forward difference 
transformation does not map stable s-poles to stable z-poles in the z-domain or map the 
jw -axis onto the z-domain unit circle. The bilinear transformation does map stable s-plane 
21 
poles into stable z-plane poles, and it also maps the s-plane jro-axis to the unit circle in the 
z-plane. The results of the forward difference transformation, the backward difference 
transformation and the bilinear transformation are shown in Figure 4.[Ref. 8] 
4 m B D R, -1 A B~ E 
S-PLA.NE Z-PLANE 
Figure 3.4: Backward and Forward transformations after IRef. 81 
The midpoint transfonnation maps the jw -axis to the unit circle in the z-plane, and the 
stable s-plane poles are mapped as stable z-plane poles but not in an algebraic one-to-one 
fashion. A stable s-plane pole maps as one stable and one unstable z-plane pole. This 
unwelcome destabiLizing effect eliminates the midpoint transformation as an s to z mapping 
22 
t~chnique. The obvious choice for performing this mapping function is the bilinear 
trnnsformation 
Eo FREQUENCY WARPING 
The bilinear transformation meets all of the requirements specified to map s-plane 
poles to z-plane poles, but it does have some side effects that cannot be ignored_ IfEq . 3 .13 
is solved for the variable s, 
(Eq 3.15) 
if ei wT is substituted for z and the numerator and denominator are divided by 2JwTi2 , 
thon 
CEq 3_16) 
Eq. 3 .16 can be rearrange<! to produce 
2 -1 [w.1l 
II) = T lan -y-J (Eq 3.17) 
Equation 3.17 describes the relation between a given frequency in an analog network and 
its corresponding frequency in a switched capacitor fi lter. This effect, known as warping, 
is the result of mapping a straight line jeo in the s-domain to a unit circle in tht: z-dornain, 
and must be consid<:red when designing a switched capacitor network 
As the clock frequency increases relative to the design frequency of the analog 
network, the effeets of warping are minimized. For this analysis, the clock period T is 
defmed as 





(Eq 3 .1 9) 
23 
When Eq.3.19 is substituted into Eq. 3.18 the result is 
"',X -I [",,2'] 
ill = 2i"tan ~ (Eq3.20) 
Eq. 3.20 can be simplified and the result shown as Eq. 3.15 can be studied for varying val-
uesofx 
CEq 3.21) 
As the value ofx increases and nIx decreases the atan(nlx) approaches n/x, and W 
approaches wa· In general, the clock frequency should be approximately 10 times greater 
than the highest analog frequency to minimize warping effects [Ref. 91 Figure 3.5 shows 
theratioofw to (Oa versus the ratio of wC\ock to (Oa. 
O·oi--'---;---c:----;----:c--:o-~,.----;'o-----;:;-----, 
Ratio "'<iu<x/"'. 
Figure 3.5: The Effects of Frequency Warping 
F. ELEMENT TRANSFORMATIONS 
It is sometimes useful to take an element by element replacement approach to switched 
capacitor network design rather than transform an entire analog network all at once. This 
approach is particularly useful when the analog network to be converted is complex enough 
to make the transformation to the z-domain cumbersome In the element by element 
approach, resistors, capacitors and inducton; are substituted with their equivalent switched 
capacitor networks This one-for-one replacement requires the generic z-domain 
conversion of resistors and capacitors using the four previously mentioned transformation 
methods. The equivalent device admittances are used to facilitate the transformation. The 
sampling nature of switched capacitors make the network admittances time dependant 
This time dependance can be best qualified by charge analysis. Because of this affect, 
admittances take the form of AQ/V in lieu of the traditional IN approach. 
1. Resistor 
The relationship between voltage and current across a resister can be described as Eq 
3.22 
i(t) ~ Gv(t) 
where G=ltR. If charge q is introduced. 
~,""Gv(t) 
and the Laplace transform is applied, then 
sQ(s) -q(O) = GV(s) 
With the initial condition q (0) = 0, 
2. Capacitor 
The relationship for current and voltage across a capacitor is 
dv(t) 
i(t)=c(j""t 
\\Then charge q relationship is used, we have 
~=c~ 
dt dt 







sQ(s) - q(O) "= c(sV(s) -v(O») 
With the initial conditions, q (0) = v(O) ""- 0, the result simplifies to 
3. Jnduclor 
The voltage-current relationship for an inductor is 
di(t) 
vet) "= L~ 
When charge q relationship is used, the relationship becomes 
Applying the Laplace transformation to Eq. 1.31, rusults in 
yes) = L( s2Q(s) -sq(o) -~) 
With the initial conditions ~ and (q (0)) set to 0, Eq 3.32 simplifies to 
Q(,) 1 







The forward, backward and bilinear s to z transfonnations are applied to the s domain 
models for the resistor, capacitor and inductor. The results of these transformations are 
listed in Tab1e 3 .1. 
To facilitate the realization of switched capacitor networks, the admittances of Table 
3.1 are scaled by a factor of 1 - z -\ . nus scaling forces the capacitor admittance for each 
transformation to be 
(Eq 3.34) 
which is easily realizable with hardware [Ref. 8]. Since voltage transfer functions are 
dimensionless, they are unaffected by the change in admittance definition or the scaling 
[Ref. 8] The results of the scaled admittances are listed in Table 3.2 
Transfonnation C G 
, 
, Ls2 
Forward I _z -l Gu 2 -2 C ' Z 
"tz- l ~ L( ,-,-r 
Backward I _z-1 G, , 
c I="? 
, 
, L( , _,-1 )2 
Bilintar 2( ,_ ,-1 ) G"t( 1 +z-l) "t 2( I + z- l) 2 C 
"t ( 1 +z-l ) ~ 4L( l _z-1)2 
Table 3.1. Z-domain Admittances (unsealed) 
Transformation C G 1 , Ls2 
Forward 2 - 2 
c( ,_, -I) 1 ' z Gcz L( ,_ ,-I) 
Backward 2 
c( ,_,-I) T Gc L( ,_,-1) 
Bilinear G"t ( 1 +z- l) T. 2( I +z- I)2 c( 1_7,-1) 
2 4L( , _,- I) 
Table 3.2 . Z-domain Admittances (scaled) 
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G. THE BILINEAR RESISTOR 
The governing equations for a floating bilinear switched capacitor resistor used in the 
construction of the GIC fi lter must be developed next. The switched capacitor network 
depicted in Figure 3.6 will be analyzed using nodal charge conservation techniques 
Figure 3.6: Floating Bilinear Resistor 
Using the concept of separate topologies fo r the even and odd phases of the biphase 
network forces the requirement fortwo distinct but coupled charge equations for each node. 
The master clock period depicted in Figure 3.2 is denoted as T with T = 1: 12, the sampling 
instant kT represents the instantaneous redistribution of charge at the specifiC nodes for 
the even and odd sampling periods. The general equations 33 5 and 3.36 from Laker [Ref. 
8] represent the charge in the i th capacitor connected at a specific node p in the time 
domain for the even and odd sampl ing instances. The variable M denotes the total number 
of capacitors connected to node p . 
t ep e Mep 0 
~ qp (kT) = :L qpi (kT) - :L qpi [(k - 1) T] for k an even integer (Eq 3.35) 
i '"' 1 i E 1 
o Mop 0 Mop e 
Aqp(kT) '" Lqpi(kT)- 2 qpi[(k-l ) T] fork an odd integer (Eq3J6) 
i-I i-I 
In the 7. domain, the even and odd sampling instances are represented in Eq. 3.37 and Eq. 
3.38 
M~p Mep 
AQ~(z) 0=. L Q;i(z) _z-1I2 2: Q;i(Z) fork an even integer CEq).37) 
i ~ J i ~ 1 
Mop Mop 
AQ~(z) '" 2: Q;i(Z) _z- J.l2 2. Q;i(Z) fork an odd integer (Eq3J8) 
i - I ; - 1 
The second tenns on the right hand side of Equations 3.35, 3.36, 3.37 and 3.38 represent 
the initial conditions of the node for the k T sampling instance. 
Using the relationship Q = CV, the charge conservation equations for the network in 
Figure 3.5 can be written as 
AQ~(z) = CV~(z) +Cz-li2V~ (z) __ ( CV~(z) +Cz-li2V~(Z») 
AQ~(z) '" CV~(z) +Cz-l i2V~(Z) - (CV~(Z) +Cz-l/2V~(z») 
A Q~ (z) = CV~ (z) + Cz -ii2V~ (z) _ ( CV~ (z) + Cz -lJ2V~ (z) ) 
A Q~ (z) = CV~ (z) + Cz- 1J2 V; (z) - (cv~ (z) + Cz-1 12V~ (z») 
The charge equations for node one and node two are added to obtain 
II Q1 (z) = c( I + z- 112) VI (z) - c( 1 +z- lt2) V2 (z) 
llQ2(z) '" C( 1 +z-1I2)V2 (Z) - C( 1 + z- l.!2)Vj (z) 








The impedance Y R is represented by 
YR = C( 1 +z-1I2) (Eq3A6) 
If the dummy variabl e z' ,., en12 is substituted for z = eST. in Eq. 3.46, then 
(Eq 3.47) 
The admittance identified by equation 3.47 exactly matches the admittance calculated for 
a bilinear resistor in Table 3 .2 . The admittance of a theoretical bilinear resistor from Table 
3.2 and the calculated admittance of the network in Figure 3.5 (Eq. 3.47) are equated in 
Eq.3.48 . 
C(l+z,-l) = G't(I+Z-1 ) 
2 
SimpJifyingEq . 3,48 and rearranging, yields the admittance 
(E<j 3A8) 
(Eq3.49) 
The substitution of z with z' must now be accounted for. The substitution of the dummy 
variable can be viewed as dividing the clock rate or sampling period by two. The actual 
higher sampling Tate is restored by mUltiplying Eq . 3.49 by 2, resulting in the actual admit-
tance ofthe bilinear resistor of Figure 3.5 
G == ~ (E<j3.50) 
H. CONCLUSION 
Equation 3.5 can be used to determine the appropriate ratio of clock frequency to 
capacitor value to obtain a desired equivalent admittance_ The effects of frequency warping 
cannot be forgotten . To incorporate both the warping effects and the admittance 
requirements forthe switched capacitor networks in this design, the clock frequency is first 
detennined to significantly reduce the warping effects for the highest analog frequency 
expected by thc GIC filter The equivalent resistance is then achieved by choosing an 
appropriately sized capacitor 
" 
IV. THE INTEGRATED PROGRAMMABLE GENERALIZED 
IMMIT ANCE CONVERTER FILTER 
A. INTRODUCTION 
rhe goal of this research is the integration of a programmable three stage Generalized 
lmmittance Converter filter. This chapter combines the Gle filter of chapter two, the 
switched capacitors of chapter three, networks to make the GIe programmable, and design 
limitations of Very Large Scale Integration (VLSl). The latter two subjects can not be 
considered separately because VLSI causes a trade..()ff in programmability and vice versa. 
Only design constraints caused by VLSI are addressed in this chapter and further details of 
the integration are left to chapter five. The integrated design will be manufactured through 
MOSIS, an organization who acts as a clearing house for low volume manufacturing of 
custom microchips 
B. OPTIONS AND LIMITATIONS 
The depth ofprogramrnability for this design is mainly limited by layout Mea and the 
maximum number of pins on the chip package. The package size used in this design is 
limited by available funding to 40 pins anda 2.25 by 2.20 millimeter layout area. Nine of 
the 40 pins are required for analog and digital power supplies, ground and a clock input. 
The assignments for the 10 overhead pins are shown in Figure 5.6. The remaining 30 pins 
are divided equally among the three GTC stages specified as a design goaL A larger 
package with additional pins would allow greater frequency control tluough separate clock 
inputs to each GIC section. It would also provide for the capability of programming the 
order of the filter by controlling the cascading of the tluee independent GIC sections. Table 
4.1 lists the pin assignments for a single GIC stage 
Following the selection of pin a!;signments, layout area becomes the primary design 
constraint. The "tiny" chip design specified by the MOSIS manufacturing process has an 
allowable area or die size of 2,200 by 2,250 microns using the two micron silicon 
technology Unfortunately, predetermining the layout area would require in depth 
parametric models, and the design limits are best tested by physically constructing devices 
while keeping the pennitted overall layout area in mind. 







Table 4.1. Number of Pins Required for a Single Stage Programmable GIC Filter 
C. PROGRA~GTOPOLOGY 
The four filter types realized by this design are highpass, lowpass, bandpass and notch 
filters . An all pass filter can easily be constructed using the GIC design, but programming 
of five filter types would require a three bit control signal rather than the two bit signal, 
which is shown later, required to program four types. The extra bit would be needed for 
each filter section, and would add the requirement of three more pins for the entire chip. 
The four topologies of the GIC filter are realized by replacing the admittances 
indicated in the circuit ofFigure2.2 with the appropriate discrete values found in Table 2.2 
Admittance values forYI and Y4 are G for all four topologies. Similarly. the admittance 
value for Y2 is C for three topologies and C plus a parallel resistance for the special case 
ofthe Lov.tpass fi lter. The consistent discrete values of these three admittances allows the 
corresponding components to be connected directly to the appropriate nodes of the GIC 
filter . The remaining admittances are represented in each topology by one of four discrete 
components or an open circuit. The four components consist of three resistors, two with 
admittance G and one with admittance Gq , and a capacitor with admittance C. Figure 4 .1 
shows the GIC filter with discrete components and the required switches needed to relocate 
the above fouf componenl~ in order to realize the four filter configurations. Figure 4.2 from 
Michael [Ref !OJ separates the discrete components with their appropriate switches, 
connecting nodes and admittances realized for each topology and is used to gent:rate the 
logic required to control the 18 switches. The position of each switch in Figures 4.1 and 
4.2 is shown for each filter configuration in truth table one of Figure 4.3 . Truth table one 
entries are combined where the ]o£;ic is identical in truth table two of Figure 4.3. By 
observation, it is noted that columns one, three and seven are the inverse of columns two, 
four and eight respectively Addit ionally, it is noted that column five, which represents 
switches S6 and SIO ' corresponds to the inverse of the input bit " fa" Truth Table 3 of 
Figure 4_3 summarizes the logic required to control topology switching. The logic circuit 
that performs switching control fortht: different topologies is depicted in Figure 4.4 
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Figure 4.4: Logic Ciuuit to Control Topology Switching 
D. SWITCHED CAPACITORS AND PROGRAMMABD..ITY 
The use of switched capacitors to realize resistances has a very positive effect on 
programmability. Equations 2.5 and 2.8 describe the detennination of comer or center 
frequency and quality factor for a GTC filter respectively and are reiterated in the following 
Equations 4.1 and 4.2 
CEq 4.1) 
(Eq 4.2) 
If the equivalent admittance for a switched capacitor realization as given by Eq. 2.5 J, 
and reiterated in Eq. 4.3, is combined with equations 4.1 and 4.2, the results are the 
frequency and quality factor selectivity for a switched capacitor GlC filter. These results 
are given as Equations 4.4 and 4.5. Equation 4.4 can be further simplified by converting 





For notation purposes, the capacitors in the bilinear switched capacitor networks 
representing G and Gq will be referred to as resistor capacitance and quality capacitance 
respectively. The remaining two capacitances in the GIC filter network will be referred to 
as frequency capacitors 
Equation 4.5 shows that by simply adjusting the ratio of resistor capacitance to quality 
capacitance, quality factor can be controlled. By adjusting the ratio of frequency capacitors 
to resistor capacitance, frequency is adjusted relative to a common clock frequency. The 
operating parameters for any topology of the GIC filter are therefore determined by the 
relative sizes of three sets of capacitors When the size of the resistor capacitor, and hence 
the resistance of the bilinear network for the common resistance, is fixed, quality 
capacitance and frequency capacitance can be adjusted separately to independently control 
the corner frequency and quality factor ofthe filter. 
E. CAPACITOR SIZING 
The size of the resistor capacitor must be properly chosen so that the programmable 
range of the filter is acceptable. Small parasitic capacitances exist between layers in a 
silicon Chip. The operating value of the resistance, quality and frequency capacitances 
must not approach that of the parasitic capacitances. As the operating capacitors get 
smaller, the parasitic capacitances provide a larger percentage of the network capacitance 
and their affect becomes more debilitating. Excessively large capacitances, on the other 
hand, are precluded by layout area. The largest parasitic capacitance seen by an operating 
capacitor in the GIC layout is approximately 15 femptofarads . The smallest value for a 
discrete capacitor used in the circuit is chosen as 100 femptofarads. This value is almost 
an order of magnitude larger than the parasitic capacitance, with which it is associated 
Recalling that pole quality factor is determined by the ratio of resistor capacitance to 
quality capacitance, develops the relationship of capacitor sizes for high and low pole 
qualities. For much desired high quality factors, the quality capacitance must be lower 
than the resistor capacitance. A reversed relationship exists between the resistor 
capacitance and the frequency capacitance. Because of the warping effect described in 
Chapter Two the clock frequency must be approximately 10 times the pole comer 
frequency . To determine the minimum size frequency capacitor relative to the resistor 
capacitor, lOfp is substituted for fclock in Eq. 4.6 and the results are written in Eq. 4.7 
C = 6C f , (Eq 47) 
The minimum size frequency capacitor must be at least 6 times the size of the resistor 
capacitor. The spread of capacitor sizes ranges from the smallest valued quality capaci-
tors to the largest valued frequency capaciton;, with the resistor capacitor falling in 
between these two 
The quality capacitors represent the smallest valued discrete capacitors, and they are, 
therefore, assigned the smallest allowable capacitance value of 100 femptofarads, Given 
the relationship ofEq. 4.7, the relative sizes of the smallest value quality capacitors to the 
smallest value frequency capacitors is given by Eq, 4.8 
(Eq4.8) 
For a pole quality of ten, the frequency capacitor will have to be 60 times the size ofthe 
quality capacitor. High pole quality factors would consume a great deal oflayout area in 
this programmable circuit 
F. PROGRAMMING POLE FREQUENCY AND QUALITY FACTOR 
A maximum pole quality factor of five is chosen as a trade-off between high quality 
factors and layout area. The smallest value of frequency capacitance is 30 times 100 
femptofarads or 3 picofarads. The resistor capacitance value is 500 femptofarads and will 
be implemented on the chip as a single capacitor- Further details of layout design are 
covered in Chapter V 
The range of values for the pole quality factor is varied from the maximally flat 
characteristic at Qp =0.707 to the maximum value Qp =5 . The integer values of Qp =1,2, 
3 and4 cover the range of the selectable pole quality factors . A three bit control signal can 
allow for the selection of up to eight different values of the quality factor, but the current 
design uses only six different values. Because of the ViS! design concerns, all capacitors 
are implemented using multiple copies of the same unit sized capacitor. The unil capacitor 
chosen for this design is the resistor capacitor which has a value of 500 femptofarads. The 
quality capacitor which must rangt: in size from 100 to 707 ft:mptofarads is made up of a 
combination of unit capacitors connected in both series and parallel fashion . Four unit 
capacitors, a network of switches and simple control logic are llsed to implement the quality 
capacitor. The network diagram is shown in Figure 4.5. Increasing the levels of selectivity 
of this network by two adds a significant amount of control logic with only a small increase 
in the fidelity of the quality factor selection. It is important to note that adding levels of 
selectivity to the design does not increase the maximum value of the available po1t: quality 
factor. The selectable levels of pole quality factor and their respective digital control 
signals are listed in Table 4.2. The control signals are carefully ordered to provide 
minimized control logic. Table 4.2 also describes the required state of the switches for the 
case of each control signal or pole quality factor. The circuit which implements tht: logic 
described in Table 1.2 is shown in Figure 4.6. 
Figure 4.5: Network for Programming Pole Quality Factor 
Pole Control I 
Quality Signal 81 82 83 84 85 86 87
1 Factor (Q2,QI,QO) 
0.707 011 0 1 1 1 0 0 1 
1 010 0 1 X X X 0 1 
2 100 1 0 0 X X 1 0 
3 III 1 0 0 1 0 0 1 
4 001 0 1 1 1 X 0 0 
5 000 0 1 1 0 1 0 0 
Table 4.2. Pole Quality Factor Truth Table 
The presence of signals which are inversions of each other is particularly useful when 
implementing a CMOS pass gate or switch. When controlling a pass, gate both the control 
signal and the inverted control signal are required to ensure that the gate is either fully cut 
off or fully turned on. This is described in further detail in Chapter V. Figure 4.6 shows 
that this logic circuit takes advantage of the aforementioned inversion benefit. 
,5 
Figure 4.6: ugic Circuit to Control Pole Quality Factor Switcbing 
To program the pole resonant frequency, the circuit of Figure 4.7 is used. Th(;; capacitor 
banks describt:d are made up of multiple copie5 of the unit capacitor connected in parallel. 
The value C represents six unit capacitors or a total capacitance of three picofarads Th(;; 
values 2C and 4C repre5ent six picofarads and eight picofarads respt:Ctively. By control-
ling which capacitors are connected with a three bit control signal, eight levels of selectiv-
ity are achieved. The switches in the circuit of Figure 4 .7 are driven directly by the 
control signals Fz, F) and FO The control signals and their resultant pole resonant fre-
quencies are listed in Table 4.3 . It is imponant to note that the frequencies listed are 
scaled values of the clock frequency, which must be given before exact comer fTequencies 
can be determined. Regardless of the clock frequency or control signal, the comer fre-
quency is always less than one tenth that of the clock, practically eliminating any fre-
quency warping that might otherwise occur. Adjustment or programmability of the clock 
frequency would greatly increase the robustness of this filter and should be investigated in 
follow-on designs. The clock could be scaled down and programmed through a series of 
flip flops but the control would require a larger chip package. 
Ie 
o 
Figure 4.7: Switching Network to Realize Pole Resonant Frequcncy 
Programmability 
Control Capacitance Corner Frequency Corner Signal (as function of Frequency 
(F2,Fl,FO) Realized fd<xkl (fdodr1MBz) 
000 1C 0.106 1(fdockl 106 kHz 
001 2C 0,053 I (fdooJ 53 .1 kHz 
010 3C 0.0354(fcb:.:k) 35.4 kHz 
011 4C 0.0265(fclooJ 26.5 kHz 
1 00 5C 0,0212(fdooJ 21.2 kHz 
101 6C O.QJ77(fclooJ 17.7 kHz 
1 10 7C O.0152(fclooJ 15.2 kHz 
11 1 8C 0.0133(fclooJ 133kHz 
Table 4.3. Programmable Control of Pole Resonant Frequency 
V. VLSI LAYOUT m" THE PROGRAMMABLE GIC FILTER 
A. SEMICOI'l.'DUcrORS 
Silicon which is a semiconductor is the primary constituent of a metal oxide silicon 
process (MOS). Pure siiiooll, which is allowed to crystallize into a stabk lattice fonn, has 
current carrying properties that fall between that of a conductor and an insulator. The 
silicon atom has four electrons in its outermost shel1, but the desirabk number ofclectrons 
for this shell to reach a low energy state is eight To oompensate for the lack of four 
electrons, the atoms fonn a lattice in which they share a single electron with each of their 
four neighboring atoms. The bonds formed by the electrons that hold the lattice IOgether 
are called covalent bonds. If sufficient energy is introduced into the lattice, some of the 
covalent bonds will be broken and an electron will be allowed to go free, leaving the parent 
atom JXIsitively charged_ This positively charged atom is called a hole because it will very 
strongly attract other free elcctrons The recombination of a hole and an electron will 
return that portion of the lattice to molecular equilibrium, allowing the next bit of excess 
energy to free another electron This process continues repetitively and the conductive 
nature of silicon arises from the propagation, in opposite directions, ofhoks and electrons 
The holes and electrons in a semiconductor are referred to as charge carriers. 
By adding impurities into the lattice, the conductive properties of silicon can be 
changed. The impurities or dopant material added have either three or five electrons in their 
outer shell depending on whether a p-type or n-type material is desired. Adding a p-type 
dopant to the silicon lattice causes an imbalance in the outer shells of the impurity's 
neighboring silicon atoms because the impurity only contributes three electrons. The result 
is a silicon lattice where there are an excess number of holes_ The holes in a p-type material 
are called the majOrity camero An imbalance in the crystal structure is also created if an n-
type dopant is added to the crystal lattice_ The impurity will share an electron with each 
one of it.<; four silicon neighbors but since it has five electrons in its outer shell, one of the 
electrons wiU not be covalently bonded in the lattice The majority carrier in this n-type 
material is the electron. The n-type and p-type silicon have much greater conductivity than 
pure silicon 
B. METAL OXIDE SILICON TRANSISTORS 
The MOS structure is created by forming layers of p-type silicon, n-type silicon, 
silicon dioxide (an insulator), polysiJicon (a conductor) and metaL The n-type or p-type 
silicon in the form of a circular wafer constitutes the base of the structure called the 
substrate or bulk. Polysilicon is a silicon crystal structure which is not pennitted to funn 
in the previously mentioned uniform lattice. Because the polysilicon is composed of the 
same atoms as the substrate, it can be grown in very thin, smooth layers while still 
maintaining its structural integrity. The non-unifonn polysilicon crystal is commonly used 
as a conductor to construct transistor gates and capacitor plates . Polysilicon has high 
resistivity, but these properties can be reduced by lacing the polysilicon with metal 
An n-type metal oxide silicon (l'iMOS) transistor is illustrated in Figure 5.1 
Visualizing the transistor as a valve associates the source and drain of the transistor as the 
input and output and the gate as the control handle. The source and drain of the NMOS 
transistor are constructed from n-type material, and they are separated by a channel of p-
type silicon . Electrons are the majority carrier in the source and drain, but the channel 
separating them has a majority carrier of holes and therefore relatively few free electrons 
In this case, the source and drain separated by a high impedance. The gate, made of a 
conductor such as metal or polysilicon, is insulated from the p-type channel by a layer of 
silicon dioxide (glass). If a positive charge is placed on the gate, an electric field is 
established between the gate and the grounded substrate. This electric field repels the holes 
in the channel down and attracts the small number of free electrons in the substrate, creating 
a layer of free electrons, orn-type material, locally under the gate. The channel has the same 
majority carriers as the source and drain so that if a voltage is applied across them, current 
will now 
A p-type metal oxide silicon (PMOS) transistor operates by the same principle as the 
NMOS . The PMOS transistor is shown in Figure 5.2 . The source and drain are p-type 
material abundant with hole~ which are the charge carriers for this device. The substrate is 
n-type material and is connected to a positive voltage rather than ground. A p-channel 
(transistor is on) will be formed if the gate is grounded, and if a positive voltage is applied, 
minority carriers will populate the channel n:gion causing the transistor to be turned off 
Complementary metal oxide silicon (CMOS) combines T\'MOS and PMOS on the same 
wafer. A cross section ofa CMOS process is shown in Figure 5.3. By placing either an n-
type tub, known as an n-well, in p-type silicon or a p-well in n-type si licon, CMOS can be 
realized. There are some special problems associated with CMOS that will be addressed in 
Section C The advantages of CMOS that wi ll be discussed later far outweigh both the 
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Figure 5.3: Complementary Metal Os.ide Silicon Transistors 
In practice, the operation of MOS transistors is not so black and white. MOS 
transistors have three regions of operation. The regions are depicted in Figure 5.4. The y -
axis is the drain-source current and the X-axis is the drain-source voltage. The three curves 
represent three different gate-source voltages 
The "cutoff' region is designated as such because the gate-source voltage is less than 
the threshold voltage and regardless of the drain-source voltage, current does not flo w. In 
the "triode" region, the gate-source voltage is higher than the threshold voltage, but drain-
source voltage is not significantly high. The following equation describes the voltage 
condition for the triode region 
VdsSVgs - Vt (Eq 51) 
The saturation region occurs when the drain-source voltage becomes high relative to the 
gate-source voltage. This region is described by the following equation. 
(Eq 5.2) 
In the saturation region, the channel is "pinched off' and the drain-source current is prima-
rily dependant on gate-source voltage. Analog circuits most often operate in the pinch-off 
region. 
Triode~Saturation------------'" v~ 
...J _______ vg<2 
~4--------- V,.l 
Figure 5.4: Operating Regions of a Field Effect Transistor 
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C. PROBLEMS ENCOUNTERED WITH VLSI LAYOUT 
There are several design difficulties that must be addressed when constructing VLSI 
circuits. Some of the problems are specific to VLSI networks and some are consistent with 
the discrete counterparts of the integrated network. The ability of a gate or switch to fully 
cutoff or pass a signal is of great concern to the circuit designer. An NMOS transistor will 
pass a low voltage well, but a high voltage will be altered by the magnitude of the transistor 
threshold voltage. A PMOS transistor has the opposite effect. If an NMOS and PMOS 
transistor are used in conjunction, both high and low voltages will be acceptably passed 
This configuration known as a pass gate connects the two types of transistors in parallel 
with the gates controlled by opposite signals. The layout of a pass gate is depicted in 
Appendix B. 
Another problem associated with silicon transistor operation is the varying of the 
transistor threshold and substrate voltages. By ensuring that the substrate is locally 
connected to Vdd for a PFET and Vss for an NFET, the transistor threshold voltages are 
stabilized across the chip. These contacts are called plugs_ In a digital circuit, where the 
goal is to mainly pass "ones" equivalent to Vdd or "zeros" equivalent Vss, the plugs can be 
connected directly to the sources of the transisto!'5_ In an analog circuit, the sources of the 
transistors are not necessarily connected to Vdd or Vss, resulting in a mandatory separation 
distance between the sources, drains and plugs. An analog chip has an inherently smaller 
density of devices than a digital chip due to the required plug spacing 
There is another advantage to plugging the wells of a microchip_ By keeping the p-
type substrate at a low voltage and the n-type substrate at a high voltage, the natural p-n 
junction is reverse biased and current will not flow , Forward biasing ofthis junction is in 
effect a physical connection between Vdd and Vss_ This destructive phenomenon is known 
as latchup_ Latchup is a primary concern when a chip is initially tested and current flow 
should be carefully monitored during power up 
Parasitic capacitances plague the operation of microchips just as they do for discrete 
networks The problem with parasitic capacitances in analog VLSI layouts is that they can 
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easily approach the values of the component capacitors in the network. The speed of digital 
networks is primarily inhibited by parasitic capacitance. The majority of the parasitic 
capacitance arises from the active area of the transistor which can be rather large in analog 
networks where transistors with high betas are required. Parasitic capacitance in the GIC 
VLSI layout is on the order of20 femptofarads. The smallest component capacitance in 
the network was chosen to be 100 femptofarads, and the majority of component 
capacitances are two orders of magnitude greater than the parasitic capacitances 
The combination of digital and analog networks on the same silicon substrate poses a 
problem with noise injection. The high frequency digital signals can inject noise through 
the substrate, power lines and capacitive coupling between components. The addition of 
high frequency noise to an analog circuit can at a minimum distort the output signal and at 
a maximum cause the network to go unstable. The transfer of noise is minimized by 
physically separating the digital and analog devices. This separation is the primary design 
consideration when planning the chip layout or floorplan, and it is the only method to 
disrupt capacitive coupling of digital noise. Another procedure that prevents noise 
distribution is the addition of guard rings around critical nodes. Guard rings are similar to 
plugs in that they are a connections from Vdd and Vss to the substrate. The local 
connections are made through a highly doped region, and they stabilize the substrate 
voltage in the area of the connection. The guard ring can be viewed as a trench thatanoise 
spike must propagate through. If the spike is a high voltage, it will be absorbed by the Vss 
connection, and ifit is a low voltage, it will be absorbed by the Vdd connection. Both guard 
rings and a smart floorplan are used to reduce propagation of digital noise into the analog 
section of the GIC filter on this chip 
D. COMPONENT LAYOUT 
1. Capacitors 
The "ery principals that make parasitic capacitance a problem in microchip design 
make the layout of the capacitor as a component a natural process Capacitors are 
constructed in the fonn of die1ectrical1y insulated, parallel plait's The materials used for 
the plates and the dielectric can vary but some make more efficient capacitors than others. 
The basic governing equation for a parallel plate capacitor is 
(Eq 53) 
where fO is the pennittivity constant, k is the dielectric constant of the material between 
plates, A is the area of plate overlap, and d is the distance between plates. For a capacitor 
of a given physical size, the variables controlling the capacitance are k and d. Silicon 
dioxide or glass has the highest dielectric constant of any VLSI materials available so it is 
only nantral to choose it as the dielectric. Metal to metal capacitors can be constructed, 
but the distance between the plates is relatively large due to the roughness of the metal. 
Polysilicon, however, has a smooth flat surface as well as good conductive properties so 
the plates can be placed very close together with a small layer of silicon dioxide as the 
dielectric . In an analog CMOS process, two layers of polysilicon are available and the 
construction of a capacitor is straight forward . The cross section of a poly-poly capacitor 
is sho"WIl in Figure 5.5 
Figure 5.5: Capacitor Constructed with Two Layers of Polysilicon 
2. Operational Amplifier 
The operational amplifier used in this GIC network was initially developed in silicon 
by Silvernagle [Ref I1J- The use of a commercial opamp, such as the TLC2201 
manufactured by Texas Instruments, would improve the performance of the GIC filter, but 
the monolithic integration of such an opamp with this network would require detailed VLSI 
layout plans which are considered proprietary. This unfortunate circumstance requires the 
use of amplifier circuits for which detailed designs are available. The schematic of the 
opamp used in this design is shown in Figure 5.6, and the VLSI layout is depicted in 
Appendix B . This operational amplifier will be referred to as the Silvernagle opamp. The 
thesis research which led to the integration and manufacture of this opamp is detailed in 
Silvernagle [Ref. I1J . The Silvemagle opamp was simulated and experimentally tested 
before integration into the GIC filter. 
The sensitivity of the GIC filter to the non~ideal properties of the operational amplifier 
are detailed in Michael [Ref 9]. The GTC filter has very good sensitivity properties 
compared to other biquad filters, but to ensure good performance, the Silvernagle opamp 
was tested for gain-bandwidth product and slew rate. The results are compare<! with the 
TLC2201 CMOS opamp in Table 5.1. The gain bandwidth product and the slew rate of 
the Silvemagle opamp compare favorably with the commercial opamp and the measured 
values are close to the simulated parameters. The results of this testing qualified the 
Silvernagle operational amplifier for integration into the GIe filter. 
Silvernagle Silvernagle TLC2201 I TeIas Parameter Opamp Opamp Instruments (measured) (simulated) Opamp 
Gain Bandwidth product (MHz) 17 1.6 1.8 
Slew Rate (VolV~ sec) 4.2 5.5 2.5 
Table 5.1. Operational Amplifier Performance Summary 
YoU! 
Figure 5.6: CMOS Operational Amplifier After Ref. [11] 
3. lnput and Output Pads 
The input and output pads used to connect chip nodes to package pins via bond wires 
are taken from a VLSI library supplied by MOSIS . The analog inpuUoutput pads have 
integral guard rings to protect the internal chip from outside voltage spikes. The digital 
input and output devices offer high impedance opposite the direction of signal flow and a 
buffer to provide a low impedance input to either the internal chip or an off chip device 
These pads form a ring around the entire layout, and they require their own power supply 
Four oftbe package pins are used to supply the pad ring with Vdd and Vss 
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E. FLOORPLAN FOR THE GIC FILTER 
The floorplan and pad assignment forthe thn:e stage programmable GIC filter and the 
matching VLSI layout are shown in Figure 5.7. The matching VLSI layout of the filter is 
shown in Figure 5.8. Three GIC filter sections which are all oriented in the same direction 
are spaced evenly on the inside of the pad ring. The layout for a specific fi lter section is 
also displayed in Figure 5.7. The operational amplifiers and frequency capacitors are 
located at the top of the chip and the high frequency digital components, such as the two 
phase non-overlapping clock, are located at the bottom. The switched capacitor bilinear 
resistors are located adjacent to the clock. The logic and switching for selecting topology 
divides the purely analog and purely digital components. Some digital logic circuitry is 
located near the analog portion oftht: chip, but the switching is user selected by wiring the 
pins of the chip high or low, and therefore does not provide high frequency noise 
The following layout diagrams are located in Appendix B: 
Entire chip with the padring 
Single stage programmable GIC filter. 
Operational amplifier. 
Frequency capacitor. 
Frequency selection logic 
Topology control logic 
Quality capacitor and control logic 
Two phase non overlapping clock 
Bilinear switched capacitor resistor. 
Pass Gate 
The layout was accomplished with a CAD tool called MAGIC, developed by The Univer-
sity of Cali fomi a, Berkelt:y. 
F. SIMULATION 
1be GIC fi lter was first simulated using PSPICE. The first simulation was setup using 
ideal discrete components and the commercial TLC2201 MOSFET operationaJ amplifier 
manufactured by Texas Instruments . Simulations were run for each topology . Frequency 
58 
was varied whilt: keeping quality factor at 5, and then quality factor was varied while 
holding the frequency at 15 kHz_ The filter performed as expected in each configuration. 
The SPICE parameters for the VLSllayout were extrdcted using tools supplied with 
MAGIC. Most parasitic capacitances are accounted for with this extraction but, some are 
not. Specifically unaccounted for are parasitic capacitances for long poly or metal runs, and 
large source or drain areas. The largest capacitance per area exists where poly crosses p-
diffusion or n-diffusion. This is known as the actiw area and the extraction will detail its 
dimensions. The simulation program is responsible for computing capacitance and beta of 
a transistorba!ied on its device models and the extnlcted size of the active area_ All nodes, 
including thost: for the switched capacitor networks, are extracted_ PSPICE does not have 
the capabilities to converge on a solution when given mixed digital and analog signals 
Because ofthis simulation shortfall, the extracted spice deck must be modified by replacing 
the sampled data networks with discrete components_ Simulation software such as 
SWLTCAP2 is designed to handle switched capacitors but is currently unavailable at the 
Naval Postgraduate School 
The results of the extracted simulations are shown along with the corresponding 
"ideal" simulations in Figures 5.9 through 5.24_ The extracted simulations for each 
topology is nearly identical to the simulations done with the commercial operational 
amplifier. 1be simulations for the notch filter show the dependency ofboth quality factor 
and fO on the filters center frequency. Exact perfonnance data can only be obtained through 
testing of the actual microchip but with better tools, such as an operating version of 























Figure 5.7: Floor Plan of a Tbree Stage Programmable GIC Filter 
Figure 5.8: VLSI Layout ofTbree Stage Programmable GIC Filter 
Figure 5.9: The Ideal Lowpass Filter Simulation for Varying fO 
Figure 5.10: The Extracted Lowpass Filter Simulation for Varying fO 
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Figure 5.11: The Ideal Lowpass Filter Simulation for Varying Qp 
F ... quency (Hz) 
Figure 5.12: The Extracted Lowpass Filter Simulation for Varying Q p 
Figure 5.13: The Ideal Highpass Filter Simulation ror Varying fO 
Figure 5.14: The Es. tra(:tw Highpass Filter Simulation for Varying rO 
Figure 5.15: The Ideal Highpass Filter Simulation for Varying Q p 
Figure 5.16: The Extracted Highpass Filter Simulation for Varying Q p 
Figure 5.17: The Ideal Bandpass Filter Simulation for Varying fO 
Figure 5.1S: The Extracted Bandpass Filter Simulation for Varying fO 
Figure 5.19: The Ideal Bandpass Filter Simulation for Varying Qp 




Figure 5.21: The Ideal Notch Filter Simulation for Varying fO 
Figure 5.22: The Extracted Notch Filter Simulation for Varying fO 
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Figure 5.23: The ideal Notch Filter Simulation for Varying Q p 
Figure 5.24: The Extracted Notch Filter Simulation for Varying Q p 

VI. RECOMENDATIONS AND CONCLUSION 
The goal oftbis research is the very large scale integration of a digitally programmable, 
three stage Generalized lmmittance Converter filter. The application of this device would 
be beneficial in areas such as signal processing, neural networks, controls and 
communications. Stray capacitance is one of the primary parasitic design considerations 
facing the analog integrnted circuit designer. The testing of these GIC filters will help gain 
insight into the use of bilinear switched capacitors, and their response to stray capacitance 
in filter integration. The problem of bandwidth limitations of GIC filters, caused by 
sensitivity to non-ideal components, will also be enlightened by the testing of these 
microchips 
Four identical microchips will be manufactured in July of 1995 through MOSIS . The 
testing of these chips should first check for proper operation of the power and ground pins 
The chip should not initially be powered by a voltage higher than plus or minus five volts 
On initial testing, the power supply voltage should be gradually increased in small 
increments while observing current flow. If there is a rapid increase in current flow, 
latchup could be occurring and the voltages must be decreased to prevent chip destruction. 
The switched capacitor filten; should be driven with a clock frequency no higher than one 
megahertz. The primal)' testing points for the filters are the proper operation of the bilinear 
switched capacitor networks, the proper amplitude response, the proper frequency 
tunability and the proper pole quality selectability. Poor amplitude response or frequency 
tunability could be an indication of large parasitic poles and an increase in the component 
capacitances would be necessitated in a follow on chip 
The use of CAD tools such as Cadence would provide better extracted simulation data 
than MAGIC. MAGIC CAD tool was initially designed to construct digital circuits and the 
capacitances associated with large analog devices are not properly addressed in the 
translation. Cadence also has SWITCAP2, a switched capacitor simulation package 
SPICE will not converge when presented with the high, square wave frequencies present in 
7J 
a switched capacitor network, so extracted switched capacitors must be replaced with 
resistors unless a specific switched capacitor simulation tool such as SWITCAP2 is used 
The operational amplifier used provided sufficient bandwidth and offset voltage 
perfonnance to test the concept of this design, but the network perfonnance could be 
drastically increased with a higher quality device_ Local work in pseudo-BiCMOS and 
composites should yield some good perfonning operational amplifiers 
The use of Gallium Arsenide to implement a switched capacitor network has many 
advantages _ Gallium arsenide has higher electron mobility than silicon and can therefore 
operate at much higher clock speeds. Higher clock speeds would allow this filter design to 
have much wider bandwidth_ Gallium arsenide also has radiation tolerance which is 
essential for spacebome applications . 
The design of this device is the initial step in the development of a monolithic analog 
device capable of handling a wide range of frequencies with minimal unwanted signal 
distortion_ The GtC filter is a good basis for this design and with improvements in parasitic 
capacitance and operational amplifier qualities, the development of a design for cost 
effective mass production is not beyond reach 
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APPENDIX A. PSPICE CODE FOR CIRCUIT SIMULA nONS 
A. PSPICE SIMULATJON FILE FOR SILVERNAGLE OPERATIONAL 
AMPLLFIER 
** Opamp sub-circuit extracted from cmosopamp2 
** Technology : scmos 
** ,MODEL eeap CAP C};=4.59E-4 CJSW=2E- 10 
SUBCKTOPA.\1PEXT 110 1111 01 
MODEL nfet NMOS LEVEL"'2 P}fl""Q.600000 TOX=4.2000E-08 XJ"'0.200000U 
TPG=l 
+ VTO=O.841ODELTA=6.0220E+OO ~7.3030E-08 KP---4.6856£..05 
+ UO=569.9 UEXP=2.2470E-Ol UCRlT=8.3850E+04 RSH=2.0QOOE+OI 
+ GAMMA=0.4977 NSUB=5 .0450E+ 15 NFS= I .980E+ll VMAX=6.6330E-+04 
+ LAMBDA-3.1750E-02 CGDO=9.006S£-11 CGSO=9.0065E-Il 
+ CGBO=4.80S1E-IO CJ=9.1203E-05 MJ=O.74SJ CJSW""2.4684E-1O 
+ MJSW=O.068631 PB=O.800000 
... Weff = Wdrawn- DeJta_W 
... The suggested Delta _ W is -8.4220£-07 
MODEL pfet PMOS LEVEL=2 PHI=O.600000 TOX=4.2000E-08 XJ=O.20000DU 
TPG=- l 
.... VTQ=--O.9297 DELTA=3.8240EOO LD=3.3390E-07 KP=1.6994E-05 
+ UO=206.7 UEXP=2.6190E-Ol UCRIT=8.661OE+04 RSH=5.7 120E+01 
+ GAM:MA=0.7262 NSUB= I.0740E+ 16 NFS=3.270E+ll VMAX=9.9990E+05 
+ LA:\1BDA =4.4380&02 CGDO=4.1179E-l 0 CGS0=4.1179E-1O 
+ CGBO=3.6700E-1O CJ=3.127SE-04 MJ=0.5709 CJSW=3.4621E-1O 
+ MlSW=O.294506 PB=0.800000 
*Weff = Wdrawn-Deita W 
* The suggested Delta _ W-is -1 .3S1 2E-07 
** MO 100 101 1000 ecap L=29.0U W=392 .0U 
CCOMP 100 1016.S9P 
MI 10 1 103 102102 pfet L=1O.0UW=I64.0U 
M2 104 104 102 102 pfet L= 1O.0U W'-"60.0U 
M3 103105 100102pfetL= IO.OUW == IO.OU 
M4 1Q1 106105105nfetL=9.0UW= 50.0U 
MS 106 107 105 105 nfet L =IO.OU W=71.0U 
M6106 103 102 106 nfet L= 176.0UW=IO.0U 
M7 lOS 107 105 105 nfet L= IO.0U W= S3 .0U 
MS 103 109 102 102 pfet L=1O.0UW=60.0U 
M9 109 109 102 102 pfet L"'IO.0U W=60.0U 
MIO 103 110108 108 nfet L=l O.OU W=66.0U 
MllI09111108108nfetL= IO.0UW""66.0U 
M12104104107107nfetL=460.0UW=10.OU 
M13 107 107 105 105nfet L= IO.0UW=27.0U 
CO 101 105 12F 
Cl 1050 37SF 
** NODE: 105 = Vss 
** NODE: 111 = Vin-
** NODE: 110 = Vin+ 
C2 1090 2S9F 
** NODE: 109 = 8 10 24# 
C3 1080235F --
**NODE: 108=8 45 30# 
C41070 11 8F --
** NODE : 107 = 8 65 26# 
CS1060192F - -
** NODE: 106 = 8 63 340# 
C61020657F - -
** NODE : 102=Vdd 
C7 101 o 954F 
**NODE: 101 = 8_99_492# 
C8100 0119F 
** NODE : 100 = 8 103 488# 
C91040436F - -
** NODE: 104 = 8 80 83# 
CIO 103 0381F - -
** NODE: 103 = 8_33_141# 
** NODE: 0 = GND! 
Vplus 1020 DC 5 
Vrninus 0105 DC 5 
ENDS OPAMPEXT 
XOP 1000 1001 1001 OPAMPEXT 
VAC 10000 SIN(O 500MV 10KHZ) 




B. PSPJCE FlLt FOR LOWPASS GJC FlLTE.R 
···High pass GIC filter using extracted operational ampJifiersubcircuit 
" #1 
XOPO I 05 0402 OPAMPEXT 
XOP02 03 0401 OPAMPEXT 
RY01 01 043061 K 
RY02 0105 3061 K 
CY03 0204 4p 
RY04 02 03 3061K 
RY060503061K 
RYO? 0 03 18366K 
CYOS 03 06 4p 
" #2 
XOPl11514 120PAMPEXT 
XOPI213 1411 OPAMPEXT 
RYll 11 143061K 
RY121 1 153061K 
CYI3 1214 3.5p 
RYI4 1213306I K 
RY 161503061K 
RY1?0 1318366K 
CY I813 163.5p 
" #3 
XO P21 25 24 22 OPAMPEXT 
XO P22 23 24 21 OPAMPEXT 
RY2121243061K 
RY22 2125 3061K 
CY23 22 24 3p 
RY24 22 23 3061K 
RY26 25 03061K 
RY270 23 18366K 
CY28 23 26 3p 
""#4 
XOP31 353432 OPAMPEXT 
XOP32 333431 OPAMPEXT 
RY31 31 34306lK 
RY32 3135 3061 K 
CY33 32 34 2.5p 
RY3432333061K 
RY363503061K 
RY370 33 18366K 
CY38 33 36 2.5p 
**#5 
XOP41 45 4442 OPAMPEXT 
X0P4243 4441 OPAMPEXT 
RY4141 443061K 
RY424145306IK 
CY43 42 44 2p 
RY44 42 43 3061K 
RY464503061k 
RY4704318366K 
CY48 43 46 2p 
**#6 
XOP51 55 5452 OPAMPEXT 
XOP52 53 54 51 OPAMPEXT 
RY51 51 543061K 
RY52 5155 306IK 
CY53 5254 1.5p 
RY5452 53 306IK 
RY56 55 03061K 
RY570 53 18366K 
CY58 53 56 I .5p 
VACO 060 DC 0 AC IOMV 
+SINO 1M IK 00 0 
VAC1160DCOAC IOMV 
+SINOIMIKOOO 
VAC226 ODe 0 AC 10MV 
+SINOIMIKOOO 
VAC3 36 0 DC 0 AC 10MV 
.,.SINO 1M IK OOO 
VAC4 46 0 DC 0 AC IOMV 
+SINO 1M IKOOO 
VAC5 56 0 DC 0 AC IOMV 
+SINO 1M IK 000 
** _TRAN .00lUSO.5MS 0 IUS 
AC DEC 100 1000 500K 
OPTIONS NUl\IDGT=3 WIDTH=132 
.PROBE 
.print ac vdb(OI) vdb(11) vdb(21) vdb(31) vdb(41) vdb(51 ) 
END 
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C. PSPICE FILE FOR BANDPASS GIC FILTER 
**. Band pass GIC filter using extrncted operational amplifier subcircuit 
·*#1 
XOPOI 05 0402 OPAMPEXT 
XOP0203 04 01 OPAl'vfPEXT 
RYOI 01 04 306IK 
RY0201053061K 
CY03 0204 4p 
RY04 02 03 3061 K 
RY06050306IK 
RY07 06 03 18366K 
CY08 03 0 4p 
** #2 
XOPIi IS 14 12 OPAMPEXT 
XOPI213 14 \I OPAMPEXT 
RYll 11 143061K 
RY12 \I 15 306IK 
CYI312143.5p 
RY14 12 13 3061K 
RY16150306IK 
RY17 16 13 18366K 
CY18 \30 3.5p 
**#3 
XOP2125 2422 OPAl\4PEXT 
XOP2223 2421 OPAMPEXT 
RY21 21 24306IK 
RY22 2125 306IK 
CY23 22 24 3p 
RY24 22 23 3061K 
RY262503061K 
RY27 26 23 18366K 
CY28 23 0 3p 
•• #4 
XOP31 35 34 32 OPAMPEXT 
XOP3233 3431 OPAMPEXT 
RY313134306 IK 
RY32 3135 3061K 
CY33 32 34 2.5p 
RY34 32 33 3061K 
RY36350306 IK 
RY37 36 33 18366K 
CY38 33 02.5p 
.... #5 
XOP41 45 44 42 OPAMPEXT 
X0P4243 4441 OPAIvfPEXT 
RY41 41 44 3061K 
RY4241453061K 
CY43 42 44 2p 
RY4442 43 3061K 
RY4645 0 3061k 
RY47 46 43 18366K 
CY48 43 0 2p 
.... #6 
XOP51 55 54 52 OPAMPEXT 
XOP5253 5451 OPAMPEXT 
RY51 51 543061K 
RY52 5155 306lK 
CY53 52 54 Up 
RY54 52 53 3061K 
RY56 55 03061K 
RY57 56 53 18366K 
CY58 53 0 1.5p 
VACO 06 0 DC 0 AC lOMV 
+smo 1M IK 00 0 





+ SINO IMIKOOO 
VAC446 0 DC 0 AC IOMV 
+SIN01M1KOOO 
VAC5 56 0 DC 0 AC IOMV 
+SINO 1M IKOOO 
~* .TRAN .OOIUS O.SMS 0 IUS 
.AC DEC 100 1000 SOOK 
OPTIONS NUMDGT=3 WlDTH"'132 
.PROBE 
.print ac vdb(OI) vdb(ll ) vdb(21) vdb(31 ) vdb(41) vdb(5l) 
END 
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D. PSPICE FILE FOR NOTCH GIC I'ILTER 
*"'* Notch OIC filter using extracted operational amplifier subcircuit 
**#1 
XOPOI 05 04 02 OPAMPEXT 
XOP02 03 0401 OPAMPEXT 
RYOI 01 043061K 
RY02 0105 3061K 
CY03 0204 4p 
RY0402 03 3061K 
RY06 05 06 3061K 
RY07 0 03 1 8366K 
CYOS 03 06 4p 
**#2 
XOP 11 15 14120PAMPEXT 
XOPI2 13 1411 OPANfi'EXT 
RYli II 143061K 
RY121 1 153061K 
CY13 12 14 3.5p 
RY 14 12 13 306IK 
RY16 15 16 3061K 
RY17013 18366K 
CYIS 13 16 3.5p 
**#3 
XOP21 25 2422 OPAMPEXT 
XOP2223 24 21 OPAMPEXT 
RY21 21 243061K 
RY22 2125 3061K 
CY23 2224 3p 
RY24 22 23 3061K 
RY26 2526 3061K 
RY27 0 23 IS366K 
CY28 2] 26]p 
""#4 
XOP31 35 34 32 OPAMPEXT 
XOP3233 3431 OPAMPEXT 
RY3 1 31 343061K 
RY32 3135 3061K 
CY33 32 34 2.5p 
RY34]2 33 ]061K 
RY36 3536 3061K 
RY37 0 3] IS]66K 
CY3S 33 36 2.5p 
**#5 
XOP414544420PAlVIPEXT 
XOP4243 4441 OPAMPEXT 
RY4141 44 306lK 
RY424I453061K 
CY43 4244 2p 
RY4442433061K 
RY4645 46 3061k 
RY47 0 43 18366K 
CY48 43 46 2p 
**#6 
XOP51 55 54 52 OPAMPEXT 
XOP52 535451 OPAMPEXT 
RY51 51 54306IK 
RY52 51 553061K 
CY53 52 54 l.5p 
RY54 5253 3061K 
RY56 5556 3061K 
RY570 53 I8366K 
CY58 53 56 Up 
VACO 06 0 DC 0 AC IOMV 
+SINO 1M IKOOO 
VACl 16 ODC 0 AC lOMV 
+SINO 1M IKOOO 
VAC2 26 0 DC 0 AC IOMV 
+SIN01MIKOOO 
VAC3 36 0 DC 0 AC lOMV 
+SINO 1M 1KOOO 
VAC446 0 DC 0 AC IOMV 
+SIN01MIKOOO 
VAC5 56 0 DC 0 AC IOMV 
+SINOIMIKOOO 
** .TRAN .00lUS 0.5MS 0 lUS 
.AC DEC 100 1000 500K 
.OPTIONS NUMDGT=3 WIDTH=132 
PROBE 
print ac vdb(02) vdb(12) vdb(22) vdb(32) vdb(42) vdb(52) 
.END 
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APPENDIX B. VLSI LAYOUTS OF FILTER COMPONENTS 
A. INTEGRATED THRE E STAGE PROGRAMMABLE Gle F£L TER 

B. SINGLE STAGE GJC FJLTE R CELL 

C. SJLVERNAGLE OPERATIONAL A!'t1PLIFIER 
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E. FREQUENCY SEL..:cnON LOGIC 
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I. BILINEAR SWITCHED CAPACITOR RES1STOR 
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